



(1) Publication number:

0 609 746 A1

(12)

## **EUROPEAN PATENT APPLICATION**

(21) Application number: 94100994.6

(51) Int. Cl.5: H01P 1/15

2 Date of filing: 24.01.94

(30) Priority: 29.01.93 JP 13064/93

(43) Date of publication of application: 10.08.94 Bulletin 94/32

Designated Contracting States:
DE FR GB

71) Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA 2-3, Marunouchi 2-chome Chiyoda-ku Tokyo 100(JP)


2 Inventor: Kazuhiko, Nakahara, c/o Mitsubishi

Denki K.K.
Hikari Micro-ha Dev. Kenkyusho,
1 Mizuhara 4-chome
Itami-shi, Hyogo 664(JP)
Inventor: Takuo, Kashiwa, c/o Mitsubishi
Denki K.K.
Hikari Micro-ha Dev. Kenkyusho,
1 Mizuhara 4-chome
Itami-shi, Hyogo 664(JP)

Representative: KUHNEN, WACKER & PARTNER Alois-Steinecker-Strasse 22 D-85354 Freising (DE)

64) Microwave switch circuit and an antenna apparatus.

Fig. 1



Rank Xerox (UK) Business Services

#### FIELD OF THE INVENTION

The present invention relates to a microwave switch circuit and an antenna apparatus, more particularly, to a switch circuit employing a resonance circuit comprising a field effect transistor (referred to as FET, hereinafter) and an inductor, and an impedance conversion circuit, and an antenna apparatus using this microwave switch circuit.

#### PRIOR ART

10

Conventionally, microwave switch circuits are each constructed by a resonance circuit comprising an FET and an inductor and a transmission line. Figure 7 shows an example of a prior art microwave switch circuit. In the figure, reference numeral 15 designates an input terminal and reference numeral 16 designates an output terminal. A transmission line 14 is provided connected between the input terminal 15 and the output terminal 16. FETs 7a, 7b are provided at the input terminal side and the output terminal side of the transmission line 14, respectively. Reference numerals 6a and 6b designate gate bias terminals of the FETs, respectively. Resonance inductors 8a and 8b are connected with the FETs 7a and 7b, respectively. A 50 Ω terminating resistor 17 is provided inserted between the resonance circuit comprising the input terminal side FET 7a and the resonance inductor 8a, and the ground. The switch circuit of this construction functions to control the transmission of the signal wave input from the input terminal 15 by turning on or off the bias to the gate bias terminals 6a and 6b of the FETs 7a and 7b.

The operation of this switch circuit will be described.

Figure 8 shows an equivalent circuit of the switch circuit of figure 7 in a case where a gate bias is applied to the gate bias terminal 6 at the both of the input side and the output side, i.e., in a state where both FETs 7a and 7b are in off states. When FETs 7 are in off states, resonance circuits are produced by the off capacitances 9 of the FETs 7 due to the depletion layers thereof and the resonance inductors 8. Then, the impedances viewed from the points C and D towards the FETs sides, i.e., the ground sides are infinite at the microwave. Then, the signal entered from the input terminal 15 is transmitted through the transmission line 14 to the output terminal 16.

On the other hand, figure 9 shows an equivalent circuit where both FETs 7 are in on states. Then, the FETs 7 are represented by the on resistances 10 which are resistances of the operating layers of the FETs 7 in on states. Then, the microwave is absorbed by the resistor 17 from the point C and is not transmitted to the output terminal 16. That is, the whole switch circuit is in off state.

Figure 10 shows an equivalent circuit of the FET 7. reference numerals 8 and 9 in the figure represent the above-described resonance inductor and off capacitance, respectively. Reference numeral 18 designates gate to drain resistance  $R_{gd}$ , reference numeral 19 designates gate to drain capacitance  $C_{gd}$ , reference numeral 20 designates gate to source capacitance  $C_{gs}$ , and reference numeral 21 designates gate to source resistance. Figure 11 shows a voltage applied between drain and source of the FET 7 when microwave enters from the input terminal 15. As can be seen from the figure, this voltage is a sinusoidal wave of an amplitude of  $V_{dsRF}/2$ . Then, this voltage is divided by the gate bias terminal 6. The voltage applied between the gate and drain then is represented as  $V_{gRF}$  in figure 12. Here, when a negative voltage is applied to the gate bias terminal 6 of the FET 7, the voltage  $V_{gRF}$  is shifted by  $V_{gRF}$  locallyreaches the breakdown voltage  $V_{br}$  of the FET 7.

On the other hand, the allowable maximum value of power that is applicable to the FET 7 is represented by the following formula;

$$P_{\text{max}} = \frac{2 (v_{\text{g}} - v_{\text{br}})^2}{z}$$

where

50

55

V<sub>a</sub>: gate bias voltage applied to the FET 7

V<sub>br</sub>: breakdown voltage of the FET 7

Z: characteristic impedance of the transmission line of a portion connected to the FET 7 (point E in figure 10).

In the microwave switch circuit having the above-described structure, the power applicable to this microwave switch circuit is regulated by the gate bias voltage  $V_g$  and the breakdown voltage  $V_{br}$  of the FET, and therefore when an excessively too large power is applied to this switch circuit, the gate voltage  $V_g$  exceeds the breakdown voltage  $V_{br}$ , thereby destroying the FET. In addition, it is neither easy to improve the breakdown voltage nor difficult to improve the withstand power of the switch.

## SUMMARY OF THE INVENTION

It is an object of the present invention to provide a microwave switch circuit that improves the withstand power of the switch circuit employing the same FET as in the prior art.

It is another object of the present invention to provide an antenna apparatus using this microwave switch circuit.

Other objects and advantages of the present invention will become apparent from the detailed description given hereinafter; it should be understood, however, that the detailed description and specific embodiment are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to the those skilled in the art from this detailed description.

According to a first aspect of the present invention, a microwave switch circuit includes an impedance conversion circuit inserted between an input terminal and an FET and another impedance conversion circuit inserted between the FET and an output terminal so as to lower the impedance of a portion where the FET is connected to a transmission line.

Therefore, the impedance of the portion connected to the FET part can be lowered, resulting in an improved withstand power of a switch circuit.

According to a second aspect of the present invention, the microwave switch circuit is provided between the antenna side terminal and a transmission wave input terminal in an antenna apparatus.

According to a third aspect of the present invention, a pair of the microwave switch circuits is provided, one of which is provided between the antenna side terminal and a transmission wave input terminal and the other of which is provided between the antenna side terminal and the receiving wave output terminal in an antenna apparatus.

According to a fourth aspect of the present invention, a microwave switch circuit includes the output terminal and the input terminal having an impedance of 50  $\Omega$  and the output end of the first impedance conversion circuit having an output impedance lower than 50  $\Omega$ .

In addition, according to a fifth aspect of the present invention, a microwave switch circuit includes one-fourth wavelength transmission lines as the first and the second impedance conversion circuits.

In this case, the maximum allowable value of the incident power can be increased and the withstand power can be increased in an antenna switch circuit.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates a microwave switch circuit according to a first embodiment of the present invention.

Figure 2 illustrates an equivalent circuit in a receiving state of the microwave switch circuit of the first embodiment.

Figure 3 illustrates an equivalent circuit in a transmitting state of the microwave switch circuit of the first embodiment.

Figure 4 illustrates simulation results at the transmitting side of the microwave switch circuit of the first embodiment.

Figure 5 illustrates simulation results at the receiving side of the microwave switch circuit of the first embodiment.

Figure 6 illustrates an example of a pattern construction of the microwave switch circuit of the first embodiment.

Figure 7 illustrates an equivalent circuit of a prior art microwave switch circuit.

Figure 8 illustrates an equivalent circuit of the prior art microwave switch circuit in its on state.

Figure 9 illustrates an equivalent circuit of the prior art microwave switch circuit in its off state.

Figure 10 illustrates an equivalent circuit of the FET part of the prior art microwave switch circuit.

Figure 11 illustrates a waveform of the incident wave of the prior art microwave switch circuit.

Figure 12 illustrates a voltage applied to the gate of the FET part of the prior art microwave switch circuit.

Figure 13 illustrates a microwave switch circuit according to a third embodiment of the present invention.

25

40

50

Figure 14 illustrates an example of a pattern construction of the third embodiment.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

#### Embodiment 1.

20

Figure 1 is a diagram illustrating a circuit of a transmitting and receiving switch in an antenna apparatus employing a microwave switch circuit according to a first embodiment of the present invention.

In the figure, reference numeral 1 designates an antenna side terminal, reference numeral 2 designates a transmission wave input terminal, and reference numeral 3 designates a receiving wave output terminal. A one-fourth wavelength transmission line 5 is connected to the antenna side terminal 1 at its one end and is connected to the receiving output terminal 3 at its another end. A first impedance converter 4a comprising a one-fourth wavelength line is connected to the antenna side terminal 1 at its one end and to the point A of low impedance at its another end. A second impedance converter 4b comprising a one-fourth wavelength line is connected to the point A of low impedance at its one end and to the transmission wave input terminal 2 at its another end. Here, the respective characteristics impedance of the one-fourth wavelength transmission line 5 and the first and the second impedance converters 4a and 4b are that the characteristic impedance of the one-fourth wavelength transmission line 5 at the receiving side is 50  $\Omega$ , the impedance of the point A of low impedance is 12.5  $\Omega$ , and the characteristic impedances of the first and the second impedance converters 4a and 4b are 25  $\Omega$  from the calculation with the both impedances.

In addition, reference numerals 6a, 6b, 7a, 7b, 8a, and 8b are gate bias terminals, FETs, and resonance inductors, respectively.

Figures 2 and 3 respectively illustrate equivalent circuits of the receiving state and the transmitting state of the above-described switch circuit. In the figures, reference numeral 9 designates a capacitance of the FET at off state and reference numeral 10 designates a resistance of the FET at on state.

A description is given of the operation of the switch circuit of figure 1.

In figure 1, the characteristic impedances of the antenna side terminal 1, the transmission wave input terminal 2, and the receiving wave output terminal 3 are supposed to be Z0. Figure 2 shows an equivalent circuit in a case where the FET at the transmitting side in figure 1 is in on state, i.e., where a gate bias is not applied to the gate of the FET, and in this case, the portion of point B in the figure is at high impedance due to the resonance by the off capacitance of FET 9 and the resonance inductor 8 while the antenna side terminal 1 is at low impedance due to the one-fourth wavelength transmission line 5. On the other hand, the part of point A in the figure is then at low impedance due to the resistance 10 of the FET in on state while it is at high impedance at the antenna side terminal 1. Therefore, the electric wave entering from the antenna terminal 1 transmits to the side of point B, i.e., to the side of the receiving wave output terminal 3. Then, the FET 7b at the receiving side is at high impedance as represented by the capacitance 9 of FET in off state while the power applied to the gate does not reach the breakdown voltage V<sub>br</sub> because the received electric wave is small.

Figure 3 shows an equivalent circuit when the FET at the receiving side is in on state in figure 1. The impedance at point B at the receiving side then is low, and therefore, the impedance viewed from the antenna side terminal 1 is high and the transmission path of the electric wave then is the side of point A, i.e., the side of the transmission wave input terminal 2. Then, the FET 7a at the side of point A is resonating, and the FET itself is at high impedance as represented by the off state capacitance 9 while the impedance of the transmission line at the connecting portion A with the FET is at low impedance less than the impedance 50  $\Omega$  of the input and output terminals 2 and 3 due to the impedance converters 4a and 4b which lead to raising the maximum allowable value of the incident power, thereby preventing the destruction of the FET 7a at the side of point A. For example, when supposed the impedance Z0 of the input terminal 2 is 50  $\Omega$ , the gate bias voltage  $V_{gbias}$  -5V, and the breakdown voltage  $V_{br}$  -7V, and the impedance at point A 12.5  $\Omega$  by that the impedance converters 4a and 4b are constituted by one-fourth wavelength transmission lines of characteristic impedance of  $\sqrt{(50 \times 12.5} = 25 \Omega$ , the maximum allowable value of the incident power  $P_{max}$  becomes as represented by the following formula;

$$P_{\text{max}} = \frac{2}{12.5} \{-5 - (-7)\}^2 = 0.64 \text{ W}.$$

Meanwhile, when the prior art one-fourth wavelength transmission line of 50  $\Omega$  is employed in place of the impedance converter 4, the impedance of the transmission line at point A becomes 50  $\Omega$  and the maximum allowable value of the incident power  $P_{max}$  is represented by the following formula;

$$P_{\text{max}} = \frac{2}{50} \{-5 - (-7)\}^2 = 0.16 \text{ W}.$$

10

This means that it is possible to improve the withstand power of the switch circuit to four times as that of the prior art switch by the construction of this first embodiment.

Figure 4 and 5 show simulation results of the switch circuit of this embodiment of figure 1 when this circuit is employed for switching small signals.

In the figure, it is supposed that the antenna side terminal 1 is port 1, the transmission wave input terminal 2 is port 2, and the receiving wave terminal side 3 is port 3. This simulation is carried out, supposing the frequency band for transmission is 14 GHz band and that for receiving is 12 GHz. Figure 4 shows the simulation results and it can be seen that the transmission loss (S21) of the transmission wave from the transmission wave input terminal 2 to antenna side terminal 1 is 0.59 dB, the return loss (S21, S22) between the input and output is below 25 dB, and the isolation (S31) between the receiving wave output terminal 3 and the antenna side terminal 1 is -33 dB, including sufficient isolation.

Figure 5 shows simulation results at the receiving. It is supposed that the transmission loss (S31) from the antenna side terminal 1 to the receiving wave output terminal 3 is 0.80 dB, the between input and output return loss (S11, S33) are below -22dB, and the isolation (S21) between the antenna side terminal 1 and the transmission wave input terminal 2 is secured to be -28 dB, and this circuit construction functions sufficiently as a microwave switch circuit. Here, these simulation results are values when the transmission frequency is 14 GHz and the receiving frequency is 12 GHz.

Figure 6 shows an example of a pattern construction realizing the circuit of this embodiment. In the figure, the same reference numerals as those shown in figure 1 designate the same or corresponding portions. Reference numeral 1 designates an antenna side terminal, reference numeral 2 designates a transmission wave signal input terminal, and reference numeral 3 designates a receiving wave signal output terminal. Reference numeral 4 designates an impedance converter of one-fourth wavelength, reference numeral 5 designates a one-fourth wavelength transmission line having a characteristic impedance of Z0, reference numerals 7a and 7b designate FETs, and reference numerals 8a and 8b designate resonance inductors. Further, reference numeral 11a, 11b, and 11c designate grounding via-holes, reference numeral 12a and 12b designate MIM capacitors for gate-biasing provided between the gate bias terminals 6a and 6b and the FETs 7a and 7b, and reference numerals 13a and 13b designate resistors for gate-biasing.

## Embodiment 2.

While in the first embodiment a transmission and receiving switch circuit is described, the present invention can be constituted as a single pole single throw switch (generally called as an "SPST" switch), i.e., a switch circuit provided only between the antenna side terminal and the transmission wave input terminal, which is also obtained by removing the circuit at receiving side from the circuit of the first embodiment. This second embodiment of the present invention can also exhibits the same effect as that of the first embodiment, i.e., the effect of improving the withstand power of the switch.

## Embodiment 3.

While in the first embodiment the impedance converters 4a and 4b are provided, when there is a possibility that a power relatively equal to that of the transmission enters into the receiving state, the impedance converters 4c and 4d of the same construction as that of the transmission side can be provided also at the receiving side, i.e., the side of the receiving wave output terminal 3 as shown in figure 13, with the same effect as that of the first embodiment.

## Embodiment 4.

In addition, because the transmission lines 4a and 4b in the first embodiment are of large sizes due to their low impedances, these transmission lines may be produced of coplanar lines as shown in figure 14. In the figure, reference numeral 30 designates a grounding conductor constituting a coplanar line. In this fourth embodiment of such construction, the circuit is minimized.

## Claims

5

10

15

35

40

45

50

55

- A microwave switch circuit comprising:
  - a first impedance conversion circuit (4a) one end of which is connected to an input terminal (2);
  - a resonance circuit connected between the output of said first impedance conversion circuit (4a) and ground, comprising a parallel connection of a field effect transistor (7) and a resonance inductor (8); and
  - a second impedance conversion circuit (4b) connected between the output of said first impedance conversion circuit (4a) and an output terminal (3).
- 2. An antenna apparatus including a microwave switch circuit comprising a first impedance conversion circuit (4a) one end of which is connected to an input terminal(2), a resonance circuit connected between the output of said first impedance conversion circuit (4a) and ground, comprising a parallel connection of a field effect transistor (7) and a resonance inductor (8), and a second impedance conversion circuit (4b) connected between the output of said first impedance conversion circuit (4a) and an output terminal (3), wherein said microwave switch circuit is connected between an antenna side terminal (1) and a transmission wave input terminal (2).
- 3. An antenna apparatus including a microwave switch circuit comprising a first impedance conversion circuit (4a) one end of which is connected to an input terminal (2), a resonance circuit connected between the output of said first impedance conversion circuit (4a) and ground, comprising a parallel connection of a field effect transistor (7) and a resonance inductor (8), and a second impedance conversion circuit (4b) connected between the output of said first impedance conversion circuit (4a) and an output terminal (3), wherein a pair of said microwave switch circuits is provided, one of which is connected between an antenna side terminal (1) and a transmission wave input terminal (2) and the other of which is connected between said antenna side terminal (1) and a receiving wave output terminal (3).
- 4. The antenna apparatus of claims 2 and 3, wherein said microwave switch circuit comprises said input terminal (2) and said output terminal (3) having an impedance of 50  $\Omega$  and the output of said first impedance conversion circuit (4a) having a low impedance less than 50  $\Omega$ .
  - 5. The antenna apparatus of claims 2 to 4, wherein said microwave switch circuit comprises said first and said second impedance conversion circuits (4a and 4b) each comprising a one-fourth wavelength transmission line (5).
  - 6. The antenna apparatus of claims 2 to 4, wherein said microwave switch circuit comprises said first and said second impedance conversion circuits (4a and 4b) each comprising a coplanar line.

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig.6




Fig.7 (Prior Art)




Fig. 8 (Prior Art)




Fig.9 (Prior Art)




Fig. 10 (Prior Art)





Fig. 11 (Prior Art)








Fig. 13





16

Fig. 14



# EUROPEAN SEARCH REPORT

Application Number EP 94 10 0994

Category	OCUMENTS CONSIDERED TO BE RELEVAN  Citation of document with indication, where appropriate, of relevant passages		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL5)
A	IEICE TRANSACTIONS ON ELECTRONICS, vol.E75-C, no.2, February 1992, TOKYO, JP pages 252 - 258 M. MATSUNAGA ET AL.: 'High - Power Microwave Transmit - Receive Switch with Series and Shunt GaAs FETs' * section 1 and 2; figures 1a - 1c *			H01P1/15
A	THE TRANSACTIONS OF vol.E70, no.4, April pages 259 - 260 M. MATSUNAGA ET AL.: Monolithic Transmit * figure 3 *	1-3	-3	
A	FR-A-2 607 643 (MITSUBISHI DENKI KABUSHIKI KAISHA)  * page 13, line 36 - page 16, line 30; figures 5A-6 *		1-3	
A	IEEE MTT, INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOL. 1, MAY 25-27, 1988, MARRIOTT MARQUIS HOTEL, JACOB JAVITS CONVENTION CENTER, NEW YORK, US pages 371 - 374 'A Monolithic Reduced-Size Ku-Band SPDT FET Switch' * Section: 'Monolithic Circuit Design'; figure 4 *		1,2	TECHNICAL FIELDS SEARCHED (Int.CL5) H01P H03K H04B
A	EP-A-0 409 374 (MITS KAISHA) * figure 1 *	SUBISHI DENKI KABUSHIKI	1	
	The present search report has be	en drawn up for all claims  Date of completion of the search	-	Econolog
	Place of search		Α.	
	BERLIN	24 May 1994		rendt, M
Y:pa	CATEGORY OF CITED DOCUMEN articularly relevant if taken alone articularly relevant if combined with ano ocument of the same category chnological background on-written disclosure termediate document	E : earlier patent é siter the filing  ther D : document citet L : document citet	date I in the applicat for other reaso	ublished on, or ion ns



# **EUROPEAN SEARCH REPORT**

Application Number EP 94 10 0994

	Citation of document with in	dication, where appropriate,	Relevant	CLASSIFICATION OF THE	
Category	of relevant pas		to chaim	APPLICATION (Int.CL5)	
P <b>,A</b>	PATENT ABSTRACTS OF vol. 17, no. 359 (E- & JP-A-05 055 803 (I CORP) 5 March 1993 * abstract *	-1395) 7 July 1993 MITSUBISHI ELECTRIC	1		
A	module using GaAs I	ember 1984, SEX, GB 9 L.: 'Transmit / receive	1-3		
A	IEEE 1991 MICROWAVE MONOLITHIC CIRCUITS pages 15 - 18 P. BERNKOPF ET AL.: K/Ka-Band Monolithi * figures 1,2 *	¹A High Power	1,2	TECHNICAL FIELDS SEARCHED (Int.CL.5)	
	The present search report has I				
	Place of sourch	Date of completion of the search		Router and M	
X: particularly relevant if taken alone after the Y: particularly relevant if combined with another D: documen document of the same category L: documen A: technological background			Arendt, M  rinciple underlying the invention int document, but published on, or ling date dited in the application dited for other reasons  the same patent family, corresponding		